

Application for
UNITED STATES LETTERS PATENT

of

KYOICHI HOSOKAWA

KENICHI ONDA

YOICHI UEHARA

RYOTARO KUDO

AND

SHINICHI YOSHIDA

FOR

**SWITCHING POWER SUPPLY DEVICE AND THE SEMICONDUCTOR INTEGRATED
CIRCUIT FOR POWER SUPPLY CONTROL**

SPECIFICATION

TITLE OF THE INVENTION

SWITCHING POWER SUPPLY DEVICE AND THE SEMICONDUCTOR INTEGRATED
CIRCUIT FOR POWER SUPPLY CONTROL

BACKGROUND OF THE INVENTION

The present invention relates to a technology for decreasing losses in a switching power supply device having a transformer for voltage conversion. More specifically, the present invention relates to a technology effectively used for DC-DC converters (power supply devices of direct current to direct current power converter type) having a synchronous rectifier circuit at the transformer's secondary side.

Conventionally, there is known a DC-DC converter as shown in FIG. 17. Such DC-DC converter uses a full-bridge switching circuit for the primary circuit and a synchronous rectifier circuit for the secondary rectifier circuit.

The DC-DC converter in FIG. 17 is a switching power circuit having the following configuration. The full-bridge switching circuit comprises switches SA through SD and drives a primary coil of a transformer TS1 with alternate currents. Synchronous rectification switches SE and SF are used to rectify alternate voltages induced at the secondary coil.

Choke coils L1 and L2 alternately store energy to generate a desired direct current voltage in proportion to a windings ratio between the primary and secondary coils. The switches SA through SF comprise MOSFETs, for example. Diodes and parasitic capacitors parallel connected to the switches SA through SD indicate body diodes and parasitic capacitors each of which is provided between the source and the drain of each MOSFET.

While diodes are conventionally used as rectifier elements at the secondary side, the switches SE and SF comprising MOSFETs are used here to decrease power losses due to a forward voltage of the diode. If a voltage drop occurs between the source and the drain due to on-resistance of the MOSFET, the voltage drop can be made smaller than a forward voltage of the diode.

SUMMARY OF THE INVENTION

There is an increasing need for miniaturizing the DC-DC converter. To miniaturize the DC-DC converter, it is effective to miniaturize parts such as coils and capacitors. In order to miniaturize coils and capacitors, the switching frequency must be increased. However, increasing the switching frequency also increases switching losses and the heat release value. This necessitates a radiator plate and the like, resulting in unsuccessful miniaturization.

Accordingly, it is important for miniaturization of the DC-DC converter to decrease switching losses and increase the switching frequency. For this purpose, the inventors made detailed examination of power losses in the DC-DC converter in FIG. 17.

FIG. 18 is a timing chart of signals OUT-A through OUT-D, OUT-E, and OUT-F. The signals OUT-A through OUT-D turn on or off switches SA through SD that drive the primary coil with alternate currents. The signals OUT-E and OUT-F control synchronous rectification switches SE and SF. When the primary coil is supplied with current as shown in FIG. 18, the DC-DC converter in FIG. 17 must turn off the synchronous rectification switch SE or SF. Otherwise, the secondary coil is short-circuited to prevent the power from being transmitted to the secondary coil from the primary coil. In addition, an overcurrent may be applied to the switches SA, SD, SE, and SF or the switches SB, SC, SE, and SF, thus destroying elements.

To solve this problem, the synchronous rectification switch SE is turned off when the primary coil is supplied with current in the direction of the arrow A. Alternatively, the synchronous rectification switch SF is turned off when the primary coil is supplied with current in the reverse direction of the arrow A. This control is made to transmit the power to the secondary coil and simultaneously rectify currents. The timing to turn off the switches SE and SF is synchronized

to the timing to turn on or off the switches SA through SD that drive the primary coil. Consequently, it is desirable to use the drive signals OUT-A through OUT-D as the basis for generating the control signals OUT-E and OUT-F to control the synchronous rectification switches SE and SF.

However, timings of the control signals OUT-E and OUT-F that control the synchronous rectification switches SE and SF at the secondary side is uniquely determined based on the drive signals OUT-A through OUT-D at the primary side. Then, we found that, when a change occurs in input voltage V_{in} at the primary side or output current I_{out} at the secondary side, the off-timing of the switch SE or SF deviates from an optimum timing and a loss increases at the secondary side.

In order to decrease switching losses at the primary side, it is desirable to turn on or off the switches SA through SD for driving the primary coil with alternate currents in synchronization with 0 V for source-drain voltage V_{ds} for the switches SA through SD. For this purpose, it is possible to consider a system that monitors potential V_{l1} for a connection node between SA and SB, potential V_{l2} for a connection node between SC and SD, and input voltage V_{in} and detects a timing to provide 0 V to source-drain voltage V_{ds} for the switches SA through SD.

However, such control system causes a loss due to a delay generated between detection of $V_{ds} = 0V$ and actually turning

on or off SA through SD. Further, when the system monitors potential V_{11} for the connection node between SA and SB, potential V_{12} for the connection node between SC and SD, and input voltage V_{in} , there is another problem of increasing the number of external terminals for monitoring voltages.

It is an object of the present invention to provide a switching power supply device having a synchronous rectifier circuit at the secondary side of a transformer for voltage conversion with a technology capable of decreasing losses in the rectifier circuit at the secondary side, increasing a switching frequency, and miniaturizing a DC-DC converter.

It is another object of the present invention to provide a switching power supply device having a full-bridge switching circuit at the primary side of a transformer for voltage conversion with a technology capable of decreasing switching losses in the primary side, increasing the switching frequency, and miniaturizing a DC-DC converter.

It is still another object of the present invention to provide a switching power supply device and its control semiconductor integrated circuit capable of optimizing on-timing of a switch element at the primary side and off-timing of a synchronous rectification transistor at the secondary side for decreasing losses even if an input voltage or an output current changes.

It is yet another object of the present invention to

provide a switching power supply device and its control semiconductor integrated circuit capable of optimizing on/off-timing of a switch element at the primary side and on/off-timing of a synchronous rectification transistor at the secondary side for decreasing losses without increasing the number of external terminals.

These and other objects and novel features of the invention may be readily ascertained by referring to the following description and appended drawings in this specification.

The following outlines major aspects of the present invention disclosed in this application.

According to a first aspect of the present invention, there is provided a switching power supply device such as a DC-DC converter having a transformer for voltage conversion and performing synchronous rectifier control that uses switch transistors to change paths of currents flowing through the secondary coil in synchronization with switching operations at the primary side. The switching power supply device is configured to detect currents flowing through a load at the secondary side, primary-side currents varying with the load currents, or primary-side input voltages to dynamically control off-timings of a synchronous rectification transistor at the secondary side.

According to the above-mentioned means, the synchronous

rectification transistor can turn off at an optimal timing in accordance with changes in load currents at the secondary side or input voltages, making it possible to decrease losses at the secondary side.

According to a second aspect of the present invention, there is provided a switching power supply device having a transformer for voltage conversion and driving a primary coil with alternate currents by means of a full-bridge switching circuit to transmit power to a secondary coil. The switching power supply device is configured to detect primary-side input voltages and currents flowing through the secondary-side load to dynamically control on-timings of a transistor in the primary-side switching circuit.

According to the above-mentioned means, the transistor in the primary-side switching circuit can be turned on or off in a feed forward manner in accordance with changes in input voltages or load currents at the secondary side, making it possible to decrease switching losses at the primary side.

According to yet another aspect of the present invention, there is provided a switching power supply device having a transformer for voltage conversion and driving a primary coil with alternate currents by means of a full-bridge switching circuit to transmit power to a secondary coil. When the switching power supply device detects an input voltage at the primary side and a terminal voltage of the primary coil to

control on/off-timings of the transistor in the switching circuit at the primary side, a comparator is configured to compare the detected voltage with its reference voltage that is predetermined to a slightly high value.

According to the above-mentioned means, an on/off control signal is generated before zeroing a source-drain voltage of the transistor in the switching circuit even if there is a delay in operations of the switching circuit at the primary side. The transistor in the switching circuit turns on or off simultaneously with setting the source-drain voltage to 0 V. It is possible to decrease switching losses at the primary side.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic configuration diagram showing a first embodiment of a DC-DC converter according to the present invention;

FIG. 2 is a block diagram showing a more specific configuration example of a power control IC 30 according to the embodiment;

FIG. 3 is a timing chart showing timing of internal signals of the power control IC and signals output from the power control IC in the DC-DC converter according to the embodiment;

FIG. 4 is a timing chart showing details of the timing for the signals enclosed in a broken line A in FIG. 3;

FIG. 5 is an equivalent circuit diagram showing states and a current flow of switch MOSFETs constituting the DC-DC converter according to the embodiment for period #1 in FIG. 4;

FIG. 6 is an equivalent circuit diagram showing states and a current flow of switch MOSFETs constituting the DC-DC converter according to the embodiment for period #2 in FIG. 4;

FIG. 7 is an equivalent circuit diagram showing states and a current flow of switch MOSFETs constituting the DC-DC converter according to the embodiment for period #3 in FIG. 4;

FIG. 8 is an equivalent circuit diagram showing states and a current flow of switch MOSFETs constituting the DC-DC converter according to the embodiment for period #4 in FIG. 4;

FIG. 9 is an equivalent circuit diagram showing states and a current flow of switch MOSFETs constituting the DC-DC converter according to the embodiment for period #5 in FIG. 4;

FIG. 10 is an equivalent circuit diagram showing states and a current flow of switch MOSFETs constituting the DC-DC converter according to the embodiment for period #6 in FIG. 4;

FIG. 11 shows waveforms indicating changes of voltage

V_{pri} between terminals at the primary coil during period #4 in FIG. 4 depending on magnitude relationship between resonance peak voltage V_{pp} and input voltage V_{in} ;

FIG. 12 is a schematic configuration diagram showing a first modification of the power control IC constituting the DC-DC converter according to the first embodiment;

FIG. 13 is a schematic configuration diagram showing a second modification of the power control IC constituting the DC-DC converter according to the first embodiment;

FIG. 14 is a timing chart showing timing of internal signals of the power control IC and signals output from the power control IC according to the second modification;

FIG. 15 is a schematic configuration diagram showing a second embodiment of the DC-DC converter according to the present invention;

FIG. 16 is a timing chart showing terminal voltages at the primary coil and timing of switch control signals when the second embodiment is applied and when it is not;

FIG. 17 is an equivalent circuit diagram exemplifying a conventional DC-DC converter; and

FIG. 18 is a timing chart showing changes in signals output from a power control IC in the conventional DC-DC converter, terminal voltages at the primary and secondary coils, and currents at the secondary side.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be described in further detail with reference to the accompanying drawings.

FIG. 1 shows a first embodiment of a DC-DC converter according to the present invention. In FIG. 1, the reference symbol TS1 represents a transformer for voltage conversion. The reference numeral 10 represents a switching circuit to drive a primary coil of the transformer TS1 with alternate currents. The reference numeral 20 represents a full-wave rectifier circuit to rectify an AC voltage induced by the secondary coil of the transformer TS1 and convert the voltage into a DC voltage. The reference numeral 30 represents an integrated control circuit (hereafter referred to as a power control IC) to control to drive switch MOSFETs M1 through M4 constituting the above-mentioned switching circuit 10 and synchronous rectification MOSFETs M5 and M6 constituting the rectifier circuit 20. The reference numeral 50 represents an auxiliary power circuit such as a switching regulator that is supplied with 48 V input DC voltage V_{in} and generates to supply DC power voltage V_{cc} such as 12 V needed for the power control IC 30.

The reference symbol CB represents a smoothing capacitor to smooth a voltage rectified by the rectifier circuit 20. The reference numerals R11 and R12 represent

divider resistors that divide the input voltage V_{in} and supply it to the power control IC 30. The reference symbol RCS represents a current sense resistor to convert a current flowing through the switching circuit 10 at the primary coil into a voltage. The reference symbol RL represents an equivalent resistance such as circuits or ICs working as loads.

The switching circuit 10 comprises the N-channel MOSFETs M1, M2, M3, and M4 and the current sense resistor RCS. The N-channel MOSFETs M1, M2, M3, and M4 are serially connected between voltage input terminal VIN supplied with the DC voltage V_{in} such as 48 V and primary-side reference potential GND. The current sense resistor RCS is connected between a common source terminal for M2 and M4 of the switch MOSFETs M1 through M4 and reference potential GND. The switch MOSFETs M2 and M4 are located at the reference potential. Instead of the current sense resistor RCS, it may be preferable to use a current transformer to supply the power control IC 30 with a detected voltage in proportion to a current at the primary side.

The power control IC 30 comprises a PWM control circuit 31, a synchronous rectifier control circuit 32, a variable delay circuit 33, and a delay amount control circuit 34. The PWM control circuit 31 uses PWM (pulse width modulation) to control timings of the control signals OUT-A through OUT-D for the switches MOSFETs M1 through M4 from voltage V_{sns} detected by the sense resistor RCS and from output voltage V_{out} . The

synchronous rectifier control circuit 32 controls timings to turn on or off the synchronous rectification MOSFETs M5 and M6 based on a signal from the PWM control circuit 31. The variable delay circuit 33 supplies proper delays to signals output from the PWM control circuit 31 and the synchronous rectifier control circuit 32 and outputs the delayed signals. The delay amount control circuit 34 determines a delay amount in the variable delay circuit 33 by using voltage $V_{in'}$ proportional to the input voltage V_{in} divided by the divider resistors R11 and R12, the voltage V_{sns} detected by the sense resistor RCS, and setup values DLY1 through DLY3 from the outside.

FIG. 2 shows a more specific configuration example of the power control IC 30.

The PWM control circuit 31 mainly comprises an error amplifier 311, a comparator 312, a clock generator 313, an RS flip-flop 314, a D-type flip-flop 315, and a logic gate 316. The error amplifier 311 compares the output voltage V_{out} with reference voltage V_{ref} and outputs voltage V_{err} corresponding to a potential difference. The comparator 312 compares the output voltage V_{err} from the error amplifier 311 with the voltage V_{sns} detected by the sense resistor RCS and determines which is larger. The clock generator contains an oscillator that provides a switching cycle for the switching circuit 10 at the primary side. The RS flip-flop 314 uses a clock signal

generated by the clock generator 313 as a reset signal and uses an output signal from the comparator 312 as a set signal. The D-type flip-flop 315 divides the clock signal into halves. The logic gate 316 exclusive-OR's signal/Q divided by the flip-flop 315 with output Q from the flip-flop 314. Throughout this specification, the notation "signal/Q" represents a phase-inverted signal of signal Q. The PWM control circuit 31 generates and outputs complementary signals PA, PB, PC, and PD having phases shifted for ϕ from each other as indicated with (3) through (6) in FIG. 3.

According to the PWM control circuit 31, decreasing the output voltage Vout increases the Verr and ϕ and extends a period during which the primary coil supplied with current. By contrast, increasing the output voltage Vout decreases Verr and ϕ and shortens a period during which the primary coil supplied with current. The PWM control circuit 31 can provide control to keep the output voltage Vout constant even if the output current Iout varies with load fluctuations.

The synchronous rectifier control circuit 32 comprises NAND gates 322 and 321. The NAND gate 322 is supplied with signals PA and PD output from the PWM control circuit 31. The NAND gate 321 is supplied with signals PB and PC. The NAND gate 322 generates signal PE that turns off the synchronous rectification MOSFET M5 at the secondary side when the switches MOSFET M1 and M4 at the primary side are turned on. The NAND

gate 321 generates signal PF that turns off the synchronous rectification MOSFET M6 when the switches MOSFET M2 and M3 at the primary side are turned on. In this manner, when the primary coil is supplied with current, either the synchronous rectification MOSFET M5 or M6 is sure to be turned off at the secondary side. It is possible to prevent the secondary coil from being short-circuited.

The variable delay circuit 33 comprises individual delay circuits 331 through 336. The individual delay circuits 331 through 334 delay signals PA through PD output from the PWM control circuit 31. The individual delay circuits 335 and 336 delay signals PE and PF output from the NAND gates 321 and 322. The delay amount control circuit 34 comprises an arithmetic circuit 340 and multiplication circuits 341 to 343. The arithmetic circuit 340 performs a specified operation using the voltage V_{sns} detected by the sense resistor RCS and using the voltage V_{in}' proportional to the input voltage V_{in} divided by the divider resistors R11 and R12. The multiplication circuits 341 to 343 multiply an operation result from the arithmetic circuit 340 by the setup values DLY1 through DLY3 from the outside to generate delay control signals AD1 through AD3.

The delay control signals AD1 through AD3 generated by the delay amount control circuit 34 determine delay amounts D1, D2, and D3 in the individual delay circuits 331 through

336. As indicated with (3) through (8) in FIG. 3, signals PA and PB are delayed by D1, PC and PD by D2, and PE and PF by D3 to generate signals as indicated with (9) through (14) in FIG. 3. The generated signals are output as the signals OUT-A through OUT-F that turn on or off the switch MOSFETs M1 through M6. The delay control signals AD1 through AD3 may be voltage signals or current signals depending on forms of the delay circuits 331 through 336.

The DC-DC converter according to the embodiment provides control (ZVS) to turn on or off the switch MOSFETs M1 through M4 when their source-drain voltage V_{ds} becomes 0 V. To do this, the PWM control circuit 31 generates a reference signal so as to turn on or off M1 and M2 in synchronization with clock CK and turn on or off M3 and M4 when the voltage V_{sns} detected by the sense resistor RCS reaches V_{err} . The variable delay circuit 33 supplies appropriate delays to these signals.

More specifically, the ZVS control is implemented as follows. The reference delay time for the variable delay circuit 33 is specified so that the switch MOSFETs M1 through M4 turn on when their source-drain voltage V_{ds} becomes 0 V as a condition of the predetermined input voltage and load. Delay times are changed to shift on-timings for M1 through M4. That is to say, when the load deviates from a target value, the delay time is changed in accordance with the voltage V_{sns} detected

by sense resistor RCS varying with the load. When the input voltage V_{in} changes, the delay time is changed in accordance with the voltage V_{in}' divided by the resistors.

The power control IC 30 according to the embodiment comprises a remote control circuit 35, a UVL detection circuit 36, an internal power circuit 37, and a power switch SW0. The remote control circuit 35 monitors the voltage V_{in}' proportional to the input voltage V_{in} divided by the divider resistors R11 and R12. The UVL detection circuit 36 monitors the power voltage V_{cc} from the auxiliary power supply 50. The internal power circuit 37 generates the internal power voltage V_{cc}' needed for the IC inside based on the power voltage V_{cc} . The power switch SW0 supplies or stops supplying internal circuits such as the PWM circuit 31 with the internal power voltage V_{cc}' generated by the internal power circuit 37. When the input voltage V_{in} or the power supply voltage V_{cc} goes below a specified level, the remote control circuit 35 or the UVL detection circuit 36 turns off the power switch SW0. In this manner, the power switch SW0 stops supplying the internal power supply voltage V_{cc}' to the PWM control circuit 31, the synchronous rectifier control circuit 32, the variable delay circuit 33, and the delay amount control circuit 34 for inactivating power supply operations.

According to the embodiment, a voltage monitor terminal for the remote control circuit 35 is also used as a terminal

for supplying the voltage V_{in}' proportional to the input voltage V_{in} that is monitored by the delay amount control circuit 34 and is divided by the resistors. There is no need to add terminals. Further, as mentioned above, the embodiment does not monitor voltages at both terminals of the transformer's primary coil in order to detect the timing to zero reset the source-drain voltage V_{ds} of the switch MOSFETs M1 through M4. Instead, an arithmetic operation is performed to indirectly find the timing to zero reset the source-drain voltage V_{ds} for the switch MOSFETs M1 through M4 using the voltage detected by the current sense resistor RCS used for the PWM control and the voltage V_{in}' proportional to the input voltage V_{in} divided by the resistors. Also in this respect, it is possible to decrease terminals.

Further, it is possible to prevent an increase in the number of terminals for supplying the output current I_{out} . To do this, the monitor terminal (V_{sns}) of the output current I_{out} for PWM control is also used as the monitor terminal of the output current I_{out} for preventing overcurrent when there is provided an internal circuit for preventing an overcurrent from flowing into the secondary side. In the above-mentioned embodiment, the internal power circuit 37 generates the internal power supply voltage V_{cc}' based on the power supply voltage V_{cc} . When the power control IC 30 can withstand high voltages, it is also possible to generate the internal power

supply voltage V_{cc}' based on the voltage V_{in}' proportional to the input voltage V_{in} divided by the resistors. In this case, the terminal to supply V_{in}' in FIG. 2 can be also used as the terminal to supply the power supply voltage V_{cc} . It is possible to further decrease external terminals.

The following describes operations of the DC-DC converter according to the embodiment with reference to the timing chart in FIG. 4 and the equivalent circuit diagrams in FIGS. 5 through 10. FIG. 4 shows an enlargement of the portion enclosed in the broken line A in FIG. 3. FIGS. 5 through 10 show states of the switching circuit 10 and the synchronous rectifier circuit 20 during the periods #1 through #6 in FIG. 4.

In FIGS. 5 through 10, switches indicated by the reference symbols SA through SF are equivalent to the MOSFETs M1 through M6 in FIG. 1. The reference symbol Cr represents a capacity parasitic on each switch MOSFET. The reference symbol Lr represents a leak inductance of the transformer TS1 or a parasitic inductance component of wirings. The reference symbols V11 and V12 represent terminal voltages on the primary coil.

During the period #1, the switches SA and SD turn on and the switches SB and SC turn off in the switching circuit at the primary side as shown in FIG. 5. At this time, the synchronous rectification switch SE turns off and the

synchronous rectification switch SF turns on in the rectifier circuit at the secondary side. In this manner, the input voltage V_{in} is applied to the primary coil of the transformer TS1 to let an electric current flow through the coil. The secondary coil of the transformer TS1 induces a voltage in proportion to turn ratio N to transmit power from the primary side to the secondary side. Since SE turns off and SF turns on in the rectifier circuit at the secondary side, a current flows from the choke coil L1 to the load RL, and then to the switch SF to store energy in L1.

During the period #2, the switch SA turns on and the switches SD, SB, and SC turn off in the switching circuit at the primary side as shown in FIG. 6. Like the period #1, the rectifier circuit at the secondary side keeps the synchronous rectification switch SE to be off and SF to be on. Even if SD turns off at the primary side, the current continues to flow into the primary coil of the transformer TS1. Consequently, the current of the primary coil flows toward the parasitic capacitor Cr that charges the current, increasing the terminal voltage V_{12} of the coil.

There is a time interval during which the terminal voltage V_{12} of the primary coil increases and reaches V_{in} , i.e., the voltage between the primary coil terminals changes from V_{in} to 0 V. the time interval is expressed as $t_2 - t_1$ by the following equation (1).

$$t2 - t1 = (Cr \times Vin \times N) / (0.5 \times Iout) \dots (1)$$

In equation (1), I_{out} is multiplied by 0.5 for the following reason. A current flowing per cycle becomes a half of I_{out} in a current doubler circuit configured by providing two choke coils L1 and L2 for the synchronous rectifier circuit like the embodiment. Equation (1) makes the following clear. If the switch SD is turned off and then the switch SC is turned on after the time interval $(t2 - t1)$, it is possible to turn on SC when the source-drain voltage becomes 0 V.

According to the embodiment, the arithmetic circuit 340 of the delay amount control circuit 34 performs the operation of equation (1) to determine a delay time D2 ($= t2 - t1$) for activating the control signal OUT-C of the switch SC. This can minimize switching losses of the switch SC.

During the period #3, the switches SA and SC turn on and the switches SD and SB turn off in the switching circuit at the primary side as shown in FIG. 7. At this time, the synchronous rectification switches SE and SF turn on in the rectifier circuit at the secondary side. As a result, the primary and secondary coils of the transformer TS1 are short-circuited and become idle to let the current flow continuously. On the circuit at the secondary side, the energy stored in the choke coils L1 and L2 is radiated and is consumed by the load RL.

During the period #4, the switches SA, SB, and SD turn

off and the switch SC turns on in the switching circuit at the primary side as shown in FIG. 8. Like the period #3, the rectifier circuit at the secondary side keeps the synchronous rectification switches SE and SF to be on.

The switching circuit at the primary side then discharges the electric charge stored in the parasitic capacitor of the switch SB to rapidly decrease the terminal voltage V11 of the coil. At this time, the parasitic capacitor of the switch SB and the parasitic inductance Lr of the primary coil configure a series resonance circuit. Consequently, the terminal voltage V11 of the coil drops sinusoidally.

When the series resonance circuit comprising Cr and Lr contains a smaller resonance peak voltage (absolute value) than the input voltage Vin, the following equation (2) is used to express time t4 - t3 during which the voltage Vin reaches the peak value (minimum value).

$$t4 - t3 = \{2\pi \times \sqrt{(Lr \times Cr)}\}/4 \dots (2)$$

The resonance peak voltage Vpp is expressed by the following equation (3).

$$Vpp = (Iout/2)/N \times \{\sqrt{(Lr/Cr)}\} \dots (3)$$

Equation (2) makes the following clear. If the switch SA is turned off and then the switch SB is turned on after the time interval (t4 - t3), it is possible to turn on SB when its source-drain voltage becomes 0 V.

According to the embodiment, the arithmetic circuit 340

of the delay amount control circuit 34 performs the operation of equation (2) to determine a delay time $D1 (= t4 - t3)$ for activating the control signal OUT-B of the switch SB. If the switch SB turns on before the terminal voltage V_{l1} of the primary coil reaches the peak value (minimum value), the switch SB is subject to a loss because the switch SB turns on before the source-drain voltage reaches 0 V. According to the embodiment, the switch SA turns off and then the switch SB turns on after the delay $D1$ (timing $t4$ in FIG. 4), i.e., at the timing when the SB's source-drain voltage becomes 0 V. For this reason, it is possible to minimize switching losses of the switch SB.

During the period #5, the switches SB and SC turn off and the switches SA and SD turn on in the switching circuit at the primary side as shown in FIG. 9. This inverts the direction of current flowing through the primary and secondary coils of the transformer. However, the current direction does not invert yet immediately after the switch SB turns on. If the switch SF at the secondary side turns off, a loss occurs in the SF's body diode. If a delay occurs in the timing to turn off the switch SF, the secondary coil is short-circuited even if the primary coil is activated. Accordingly, it is most desirable to turn off the switch SF at the timing $t5$ immediately before the timing $t6$ that inverts the direction of the current flowing through the coil.

Here, the following equation (4) can be used to express a time interval $t_6 - t_4$ needed to turn on the switches SB and SC and then invert the current direction.

$$t_6 - t_4 = (L_r \times I_{out}/2)/(N \times V_{in}) \dots (4)$$

According to the embodiment, the arithmetic circuit 340 of the delay amount control circuit 34 performs the operation of equation (4) to determine a delay time $D3 \{= (t_5 - t_4) < (t_6 - t_4)\}$ for inactivating the control signal OUT-F of the switch SF. Accordingly, it is possible to minimize switching losses of the switch SF. During the period #6 after the switch SF turns off, the input voltage $-V_{in}$ is applied to the primary coil of the transformer TS1. The primary coil is supplied with a current having the direction reverse to that in FIG. 5. The power is transmitted from the primary side to the secondary side. Since SE turns on and SF turns off in the rectifier circuit at the secondary side, the current flows from the choke coil L2 to the load RL and then to the switch SE to store energy in L2.

Thereafter, control is provided according to the procedure similar to that described with reference to FIGS. 6 through 9, making it possible to operate the DC-DC converter with minimum losses. Therefore, it is possible to provide the power supply device having the sufficient current supply capability by increasing switching frequencies despite the use of smaller coils or capacitors than those used for the prior

art. Since there is no need to provide a special heat dissipation structure because of small losses, miniaturizing coils or capacitors can also miniaturize the device.

The above-mentioned embodiment has described how to determine the timing to turn on the switch SB by assuming the case where the resonance peak voltage (absolute value) V_{pp} of the series resonance circuit comprising C_r and L_r is smaller than the input voltage V_{in} . However, the above-mentioned conditions are not necessarily satisfied if power supply's operating conditions change. According to the relationship between the resonance peak voltage V_{pp} and the input voltage V_{in} , there are three operation waveforms (i) through (iii) as shown in FIG. 11 for the voltage V_{pri} between both terminals of the primary coil during the period #4. In any conditions, as expressed by equation (2), the same time interval ($t_4 - t_3$) is needed for the voltage V_{pri} between both terminals to reach the resonance peak voltage. However, a loss may occur if the switch SB turns on at the time when the voltage V_{pri} between both terminals of the primary coil reaches the resonance peak voltage.

i) $V_{pp} < V_{in}$ (FIG. 11 (i))

Under this condition, the resonance peak voltage V_{pp} is smaller than V_{in} . The voltage V_{pri} between both terminals does not reach V_{in} . A loss occurs even if the switch SB turns on when the voltage V_{pri} between both terminals reaches the

resonance peak voltage. In order to minimize losses, it is optimal to turn on the switch SB at the timing t_4 to reach the peak voltage, i.e., at the timing when the drain-source voltage of the switch SB becomes minimum.

ii) $V_{pp} = V_{in}$ (FIG. 11 (ii))

Under this condition, it is possible to minimize losses by turning on the switch SB at the timing t_4 when the voltage V_{pri} between both terminals reaches the peak voltage.

iii) $V_{pp} > V_{in}$ (FIG. 11 (iii))

Under this condition, a resonance voltage reaches V_{in} at timing t_4' earlier than the timing t_4 when the voltage V_{pri} between both terminals reaches the peak voltage. Since the voltage V_{pri} between both coil terminals is clamped to V_{in} , the resonance waveform does not become a sinusoidal wave as indicated by the broken line. Thus, no peak appears. In this case, turning on the switch SB at the timing t_4 can implement the ZVS control that changes the switch state at the timing to zero the drain-source voltage. However, a current flows into the body diode of the switch SB between t_4' and t_4 , causing a loss. In this case, it is proper to turn on the switch SB at the timing t_4' .

The following equation (5) can be used to express a time interval $(t_4' - t_3)$ during which the voltage V_{pri} between both coil terminals reaches V_{in} .

$$t_4 - t_3 = \{\sqrt{L_r \times C_r}\} \times \sin^{-1} [(V_{in} \times 2N)/I_{out}/\{\sqrt{L_r \times C_r}\}]$$

$$(L_r/C_r) \} \dots (5)$$

It can be understood that the relationship is a function between V_{in} and I_{out} . Consequently, it is possible to minimize losses by setting the time interval as expressed by equation (2) or (5) in accordance with the relationship between V_{in} and V_{pp} .

However, the scale of the control circuit increases in an attempt to provide control depending on the individual conditions as mentioned above or according to the complicated arithmetic operation as represented by equation (5). To solve this problem, a possible solution is to permanently set D_1 to the delay time expressed by equation (2) at the sacrifice of some losses. In this case, the condition i) cannot implement the ZVS control but enables the control at minimum losses. The condition ii) can implement the ZVS control and provide the control at minimum losses. The condition iii) can implement the ZVS control but causes a continuity loss in the body diode.

Another possible method is to add resonance inductance L_r and resonance capacitor C_r under operating conditions of the power supply and within the range of input voltages or load currents so that the resonance peak voltage always becomes V_{in} or higher. That is to say, the method is to always ensure the state (iii) in FIG. 11 independently of operating conditions of the power supply. In this case, the resonance peak voltage V_{pp} is expressed by equation (3). The state (iii) in FIG. 11

can be always ensured by adding L_r and C_r satisfying the following equation (6).

$$V_{in_max} < (I_{out_min}/2)/N \times \{\sqrt{(L_r \times C_r)}\} \dots (6)$$

When $X < 0.7$, it is possible to approximate as $\sin^{-1}X \approx X$. the resonance inductance L_r and the resonance capacitor C_r are added so as to satisfy the following equation (7).

$$V_{in_max}/0.7 < (I_{out_min}/2)/NX\{\sqrt{(L_r \times C_r)}\} \dots (7)$$

In this case, the delay time $D3 (= t4' - t3)$ can be found by the following equation (8).

$$t4' - t3 = (V_{in} \times N)/\{I_{out} \times \sqrt{(L_r/C_r)}\} \dots (8)$$

It should be noted that the above-mentioned control methods are examples. The present invention is not limited thereto because it adjusts delay times in accordance with the input voltage V_{in} and the current I_{out} of the power supply.

FIG. 12 shows a first modification of the embodiment in FIG. 1. The modification provides an auxiliary function circuit 38 and a synthesis circuit 39. The auxiliary function circuit 38 provides a function that allows a user to freely determine whether or not to use the timing adjustment function according to the present invention. The synthesis circuit 39 synthesizes an output signal from the auxiliary function circuit 38 with an output signal from a delay amount control circuit 34' having the function equivalent to that of the delay amount control circuit 34 in FIG. 2, and then outputs a synthesized signal.

Further, the modification is configured to be able to inactivate the timing adjustment function by using the external terminals for supplying the setup values DLY1 through DLY3 to specify the delay amount as shown in FIG. 2. FIG. 12 shows one of the external terminals (e.g., DLY1) for supplying the setup values DLY1 through DLY3 to specify the delay amount and an accompanying circuit. Though not shown, the same accompanying circuit is provided to the remaining two terminals DLY2 and DLY3.

The auxiliary function circuit 38 in FIG. 12 comprises PNP transistors Q1 and Q4, NPN transistors Q2 and Q5, transistors Q3 and Q6, power supply sources I1 and I2, and a non-adjustable circuit 381. The PNP transistor Q1 and the NPN transistor Q2 are serially connected between the terminal P1 (P2 or P3) supplied with the setup value DLY1 (DLY2 or DLY3) and the power supply terminal (ground terminal) GND supplying a ground potential. The transistor Q3 is connected to the transistor Q2 in a current mirror fashion. The power supply source I1 is connected to the emitter of the transistor Q3. The PNP transistor Q4 and the NPN transistor Q5 are serially connected between a terminal P4 to externally output the reference voltage Vref generated by an internal constant voltage circuit 40 and the terminal P1 (P2 or P3) supplied with the setup value DLY1 (DLY2 or DLY3). The transistor Q6 is connected to the transistor Q5 in a current mirror fashion.

The power supply source I2 is connected to the emitter of the transistor Q6. The non-adjustable circuit 381 operates on a current from the power supply source I2 and supplies a delay control signal to generate specified delays predetermined in the delay means 331 through 336 of the variable delay circuit 33.

The delay amount control circuit 34' is configured to operate on a current from the power supply source I1 and change an output signal according to its current value. The synthesis circuit 39 synthesizes a signal output from the delay amount control circuit 34' with a signal output from the non-adjustable circuit 381. The synthesized signals are supplied as the delay control signals AD1 through AD3 to the variable delay circuit 33. Further, the external terminals P1 through P3 are respectively provided with switches SW1 through SW3 to selectively connect the other terminals of the external resistors R1 through R3 with the ground potential or the reference voltage output terminal P4.

According to the embodiment, the transistors Q1 and Q2 turn off when the switches SW1 through SW3 are set to the ground potential GND. The delay amount control circuit 34 is supplied with no current from the power supply source I1 and becomes inactive. On the other hand, the transistors Q4 and Q5 turn on to supply a current to the non-adjustable circuit 381 from the power supply source I2. The non-adjustable circuit 381

becomes active and outputs a specified signal.

The transistors Q4 and Q5 turn off when the switches SW1 through SW3 are set to the reference voltage output terminal P4. The non-adjustable circuit 381 is supplied with no current from the power supply source I2 and becomes inactive. On the other hand, the transistors Q1 and Q2 turn on to supply a current to the delay amount control circuit 34 from the power supply source I1. In this manner, the delay amount control circuit 34 generates a delay control signal for the variable delay circuit 34. Further, according to the embodiment, when the switches SW1 through SW3 are set to the reference voltage output terminal P4, the variable delay circuit 34 outputs signals corresponding to resistance values of the resistors R1 through R3 at that time.

The switches SW1 through SW3 need not be provided as elements. For example, it may be preferable to select connection destinations of the resistors R1 through R3 by changing the wiring pattern formed on the printed circuit board where the power control IC 30 is mounted. In FIG. 12, the resistors R1 through R3 are respectively provided between the external terminals P1 through P3 and the switches SW1 through SW3. Further, it may be preferable to provide resistors having specified resistance values between the transistor Q5 and the external terminals P1 through P3 in the chip and connect the resistors R1 through R3 between the reference voltage output

terminal P4 and the switches SW1 through SW3. In this manner, the R1 through R3 can be eliminated when the external terminals P1 through P3 are connected to the ground potential to inactivate the delay amount control circuit 34. In addition, there is no such problem in the embodiment that currents from the power supply source I2 depend on resistance values of the resistors R1 through R3.

FIG. 13 shows a second modification of the embodiment in FIG. 1.

This modification turns off the switch MOSFETs M5 and M6 of the synchronous rectifier circuit 20 at different timings depending on a light load and a normal load. Specifically, the variable delay circuit 33 includes bypass paths, selection switches SW31 and SW32, and a light load detection circuit 337. The bypass paths are used to allow the timing signals PE and PF from the synchronous rectifier control circuit 32 to bypass the individual delay circuits 335 and 336. The selection switches SW31 and SW32 determine which of the timing signals PE and PF passing through the bypass paths or timing signals PE' and PF' delayed by the individual delay circuit 335 and 336 should be output as synchronous rectifier signals OUT-E and OUT-F. When the output Verr from the error amplifier 311 in the PWM control circuit 31 goes below a specified level, the light load detection circuit 337 determines a light load and generates a control signal that changes the selection

switches SW31 and SW32 to the bypass paths.

Operations during the light load will now be described. FIG. 14 shows signal waveforms of the control circuit during the light load. During the light load, an output voltage from the error amplifier 311 drops. The PWM control circuit 31 changes timings of the control signals OUT-A, OUT-B, OUT-C, and OUT-D so as to decrease the output power. This shortens a period for transmitting the power from the primary side to the secondary side i.e., a period during which OUT-A and OUT-D or OUT-B and OUT-C simultaneously go to the high level. However, the phase shift control according to the embodiment constantly provides a duty ratio of approximately 50% for the control signals OUT-A through OUT-D at the primary side. During the light load, phase difference Φ in FIG. 14 becomes small. On the other hand, the secondary side provides a narrow pulse width for the synchronous rectifier control signals OUT-E and OUT-F.

In this state, controlling the delay time D3 causes the pulse width to be too narrow. A switch element to be controlled may not turn off completely. In the worst case, the transformer at the secondary side may be short-circuited to destroy elements. In order to avoid the problem of causing a short-circuiting state, the modification forcibly sets the delay time D3 to "0" for the synchronous rectifier control signals OUT-E and OUT-F during the light load. Setting D3 to

"0" is equivalent to outputting the timing signals PE and PF from the synchronous rectifier control circuit 32 unchangedly as synchronous rectifier signals OUT-E and OUT-F, respectively. The light load detection circuit 337 in FIG. 13 can comprise a comparator and may be provided in the PWM control circuit 31 rather than in the variable delay circuit 33.

The following describes a second embodiment of the DC-DC converter according to the present invention with reference to FIG. 15. The mutually corresponding elements and circuits in FIGS. 15 and 1 are designated by the same reference numerals and a duplicate description is omitted for simplicity.

Instead of the delay amount control circuit 34 in the previous embodiment, the embodiment in FIG. 15 provides input terminals P11 and P12, a 0 V decision circuit 41, an external terminal P13, and difference circuits 42a and 42b. The input terminal P11 and P12 monitor the terminal voltages V11 and V12 of the primary coil in the switching circuit 10. The 0 V decision circuit 41 comprises comparators CMP1 through CMP4. The external terminal P13 supplies voltage VBS used as a criterion. The difference circuits 42a and 42b generate differences between the voltage V_{in}' proportional to the input voltage V_{in} divided by the resistors R11 and R12 and the coil's terminal voltages V11 and V12, respectively.

According to the embodiment, the PWM control circuit 31 generates the control signals OUT-A through OUT-D for the

switch MOSFETs M1 through M4 in the switching circuit 10 based on a determination result from the 0 V decision circuit 41. The comparators CMP1 through CMP4 of the 0 V decision circuit 41 are supplied with the coil's terminal voltages V11 and V12 or output potentials from the difference circuits 42a and 42b. When these potentials exceed the criterion voltage VBS, a low-level signal is output. When these potentials go below the criterion voltage VBS, a high-level signal is output.

More specifically, the comparator CMP1 outputs a low-level signal when one of the coil terminal voltages, i.e., V11 becomes higher than the criterion voltage VBS. The comparator CMP1 outputs a high-level signal when the terminal voltage V11 becomes lower than the criterion voltage VBS, i.e., when the source-drain voltage Vds of the switch MOSFET M2 becomes lower than the criterion voltage VBS. The comparator CMP3 outputs a low-level signal when the other coil terminal voltage, i.e., V12 becomes higher than the criterion voltage VBS. The comparator CMP3 outputs a high-level signal when the terminal voltage V12 becomes lower than the criterion voltage VBS, i.e., when the source-drain voltage Vds of the switch MOSFET M4 becomes lower than the criterion voltage VBS.

The comparator CMP2 outputs a low-level signal when a potential difference between one of the coil terminal voltages, i.e., V11 and the voltage Vin' is higher than the criterion voltage VBS. The comparator CMP2 outputs a high-level signal

when the potential difference becomes lower than the criterion voltage VBS, i.e., when the source-drain voltage Vds of the switch MOSFET M1 becomes lower than the criterion voltage VBS. The comparator CMP4 outputs a low-level signal when a potential difference between the other coil terminal voltage, i.e., V12 and the voltage Vin' is higher than the criterion voltage VBS. The comparator CMP4 outputs a high-level signal when the potential difference becomes lower than the criterion voltage VBS, i.e., when the source-drain voltage Vds of the switch MOSFET M3 becomes lower than the criterion voltage VBS. Here, it should be noted that the voltage Vin' is proportional to the input voltage Vin divided by the resistors.

The following describes operations of the embodiment in FIG. 15 with reference to the timing chart in FIG. 16.

In order to minimize losses in the switch MOSFETs of the switching circuit 10, it is a good practice to turn on or off the switch when each source-drain voltage Vds becomes 0 V. FIGS. 16 (1) and (2) show a criterion for the source-drain voltage Vds and control signal timings according to the prior art. FIGS. 16 (3) and (4) show a criterion for the source-drain voltage Vds and control signal timings according to the embodiment. In both cases, the switch MOSFET M2 is used as an example.

As shown in FIG. 16 (1), the conventional control uses 0 V as a criterion for the source-drain voltage Vds. Under

the control according to this criterion, the MOSFET M1 turns off at the timing t_3 . The coil's terminal voltage V_{l1} falls sinusoidally and becomes minimum (0 V) at the timing t_4 . However, delays in the 0 V decision circuit 41 and the PWM control circuit 31 cause the control signal OUT-B to change with a delay of tx_{21} from the timing t_4 as shown in FIG. 16 (2). The change of the control signal OUT-B causes the MOSFET M2 to actually shift from the off-state to the on-state with an additional delay of tx_{22} , i.e., at timing t_{4x} . At this time, the coil's terminal voltage V_{l1} already exceeds the peak value and becomes higher than 0 V, causing a switching loss.

On the other hand, the embodiment optimally specifies the criterion voltage V_{BS} as shown in FIG. 16 (3). The control signal OUT-B changes from the low level to the high level before the coil's terminal voltage V_{l1} becomes minimum (0 V). The MOSFET M2 shifts from the off-state to the on-state at the time point when the coil's terminal voltage V_{l1} becomes minimum (0 V). In other words, the embodiment configures the MOSFET M2 to shift from the off-state to the on-state at the time point when the coil's terminal voltage V_{l1} becomes minimum (0 V). For this purpose, the criterion voltage V_{BS} is predetermined at a point with an interval $(tx_{21} + tx_{22})$ earlier than the time point when the coil's terminal voltage V_{l1} becomes minimum (0 V). The same applies to the other switch MOSFETs M1, M3, and M4. In this manner, it is possible to minimize losses in the

switching circuit 10.

While the embodiment in FIG. 15 commonly uses the criterion voltage VBS for the four comparators CMP1 through CMP4, it may be preferable to provide four external terminals for individual settings. Alternatively, it may be preferable to use a criterion voltage VBS1 common to the comparators CMP1 and CMP3 and a criterion voltage VBS2 common to the comparators CMP2 and CMP4.

While there have been described specific preferred embodiments of the present invention made by the inventors, it is to be distinctly understood that the present invention is not limited thereto but may be otherwise variously embodied within the spirit and scope of the invention. According to the above-mentioned embodiment, for example, the rectifier circuit at the secondary side comprises the choke coils L1 and L2 and the synchronous rectification MOSFETs M5 and M6. Further, the rectifier circuit can function as a full-wave rectifier circuit by replacing the synchronous rectification MOSFETs M5 and M6 with diodes.

The embodiments use the MOSFETs M5 and M6 for synchronous rectification instead of diodes in order to decrease losses in forward voltages of the diodes. The present invention is effectively applicable when there is available either the MOSFET M5 or M6 for synchronous rectification. When the M5 is MOSFET, for example, it may be preferable to use a diode

instead of the M6.

According to the embodiments, the output voltage V_{out} is directly input to the power control IC 30. When there is a large potential difference between the primary side and the secondary side and the insulation performance needs to be ensured, however, it is desirable to use a pulse transformer or a photo coupler to indirectly supply the output voltage V_{out} to the power control IC 30. Likewise, it may be preferable to use a pulse transformer or a photo coupler to indirectly supply the control signals OUT-E and OUT-F for turning on or off the synchronous rectification MOSFETs M5 and M6 that constitute the synchronous rectifier circuit 20.

Moreover, instead of directly picking up the output voltage V_{out} , it is also possible to supply a detected voltage level to the power control IC 30 by providing a resistance division circuit, a reference level generation circuit, a voltage comparison circuit, and an output voltage detection circuit. The resistance division circuit comprises a resistor serially connected between output terminals. The reference level generation circuit comprises a resistor and a diode serially connected between output terminals. The voltage comparison circuit is supplied with an input voltage comprising: a voltage divided by the resistance division circuit and; a reference level generated by the reference level generation circuit. The output voltage detection circuit

comprises a resistor, a light-emitting diode, and the like connected between a voltage output terminal and an output terminal of the voltage comparison circuit.

The embodiments use the external terminals to directly input the setup values DLY1 through DLY3 as setup information for specifying delay amounts supplied by the variable delay circuit 33. Furthermore, the power control IC chip 30 may contain a register to set the information for specifying a delay amount or programmable elements such as a fuse and an EPROM element and a D/A conversion circuit. It may be preferable to generate the delay setup values DLY1 through DLY3 inside the chip from the preset information.

The following summarizes representative advantageous effects of the invention disclosed in this application concerned.

Since the present invention can decrease losses in the rectifier circuit at the secondary side, the DC-DC converter can be miniaturized by increasing the switching frequency. Since the present invention can also decrease losses at the primary side, the DC-DC converter can be further miniaturized. Despite a change in input voltages or output currents, it becomes possible to provide a DC-DC converter capable of decreasing losses by optimizing on-timings of the switch elements at the primary side and off-timings of the synchronous rectification transistors at the secondary side. It is also

possible to decrease the number of external terminals for the semiconductor integrated circuit for power supply control constituting the DC-DC converter.